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Another object is to provide an improved airborne 
digital telemetry system which compensates for the WOW 
and flutter during playback of the tape recorder utilized as 
a storage medium. 
Still another object of the invention is to provide an 
airborne digital telemetry system having a stabilized trans- 
mission bit rate for reliable ground synchronization. 
It is another object of the invention to  provide an h- 
proved airborne digital telemetry system utilizing a tape 
recorder for parallel storage and subsequent serial read- 
out of digital data, wherein the transmitted bit rate is as 
stable as the clock controlling the bit rate to thereby 
simplify ground acquisition and synchronization of the 
data bits. 
A further object of the invention is to provide simplified 
readout logic circuitry to produce serial readout of digital 
data that has been stored in on a multi-channel 
tape recopder. 
A still further object of the invention is to provide, in 
20 a digital telemetry system of the type described, a unique 
method for parallel storage and subsequent serial readout 
of digital data on a tape recorder in a manner that pro- 
The invention described herein may be manufactured vides a constant bit rate and variable digital word length, 
and used by and for the GOVemment of the United States thereby compensating for wow and flutter introduced by of America for governmental purposes without the pay- 25 the tape recorder. 
ment of any royalites thereon or therefor. A more specific object of the invention is to provide an 
This invention relates generally to digital telemetry SYS- improved digital telemetry system wherein a plurality of 
tems, and more particularly to digital data conversion and digital data tracks and a clock track are recorded in Pard- 
transfer systems which compensate for and flutter le1 laterally across the tape of a tape recorder storage induced in a telemetry system using a tape recorder as a 30 medium and subsequently read out via a SynchronouslY 
storage medium. clocked paralIeI-to-serial converter to produ,ce a constant 
earth bit rate and variable digital word length that compensates 
orbiting satellites, experimental data is sampled in a for- for changes in speed of the tape recorder and variations of 
mat sequence, converted to digital form and stored on a the recording rate. 
tape recorder, and upon interrogation transmitted to a 35 Other objects as well as the features and the attending 
ground station. For example, in certain types of meteoro- advantages of the invention will become apparent from 
logical satellites carrying radiation experiments, it is re- the following description when taken in conjunction w t h  
quired that a number of radiometer channels (each rep- the accompanying drawings, in which: 
resenting a spectral region) be continuously sampled at a FIGURE 1 i s  a schematic diagram, in block form, of a 
given rate (e.g., 30 times per second or more) during an 40 telemetry system embodying the present invention; 
earth orbit that may last more than 100 minutes, and that FIGURE 2 is a schematic representation of the tape 
the sampled data be read out at a greatly increased tape format utilized in the system of FIGURE 1: 
speed in a relatively short period of time (4.5 minutes) FIGURE 3 is a more detailed schematic diagram, in 
once during each orbit. block form, of an embodiment of the playback circuitry 
storage system, irregular motion of the tape, especially FIGURES 4 and 5 are a series of waveforms helpful 
at playback speeds, introduces a modulation Of the amPli- in understanding the operation and concepts of the in- 
tude and frequency of the playback signal; that is, pro- vention. 
duces wow and flutter in the playback signal. This in turn In practicing the present invention there is provided a 
results in a variable bit rate of the digital data that is read BO digital telemetry system of the type using a multi-track 
out. Prior art techniques for compensating for this WOW digital tape recorder as a storage medium. Data from a 
and flutter during readout of the stored data include fre- plurality of channels is periodically sampled, converted 
quency demodulation (FM) techniques with aUtomatic to binary form and recorded in parallel laterally across frequency control (AFC) schemes to vary the Playback the tape to provide a parallel multi-bit digital word. A speed of the tape recorder to compensate for irregular 55 clock signal is also recorded in parallel on the digital tape 
playback speeds of the tape. These FM techniques have recorder, 90 degrees out-of-phase with the data recorded 
limited accuracy and the AFC techniques have inherent from the 
instabilities. In a further technique wherein the data is re- On playback of the digital tape recorder a signal 
corded in parallel and subsequently converted to serial derived from the recorded out-of-phase clock signal 
form for transmission, a discriminator is used on the out- 60 Causes parallel load,&, of a shift register of the informa- 
put of a clock track of the tape to produce a signal for fre- tion bits recorded across the tape. After load-in of a 
quency control of an oscillator that clocks a parallel-to- selected binary word the shift register is then 
serial converter at the output of the tape recorder during shifted with a stable clock so that the hits are 
readout. However, such systems require the use of a corn- fed out serially and supplied to a transmittet. The rate 
plex AFC loop for the clock signal and variations in oscil- 65 at which the bits are shift& out are that the sEft 
lator frequency which occur while compensating for tape register is emptied before the next parallel word is recorder wow and flutter will result in a varying trans- loaded in, with ~~zeros~* being produced at a stable mitted bit rate. bit rate until the next load-in signal appears on the tape. 
It is therefore among the objects O f  the present invention Load-in of the shift register is controlled by a synchroniz- 
to provide a simplified and improved digital telemetry 70 ing circuit that prevents loading during serial readout of 
system of the type utilizing a tape recorder for a storage a digital word. As a result the transmitted bit rate is as 
medium. stasble as the clock that shifts the register for serial read- 
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ABSTRACT OF THE DISCLOSURE 
Apparatus to compensate for WOW and flutter induced 
in telemetry systems that utilize a storage medium such as 
a tape recorder. Digital words are converted into a serial 15 
pulse train which is transmitted at a constant bit rate. A 
variable number of digital bits is added at the end of the 
serial pulse train associated with each word to result in 
a constant output bit rate thus compensating for tape re- 
corder speed variations. 
In telemetry Systems such as those carried 
Although, a tape recorder provides an efficient data 45 of the system of FIGURE 1; and 
channels. 
3,3 
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out and independent of irregular tape motion. This pro- 
vides a constant transmitted bit rate, with changes in 
speed of the tape recorder and recording rate being com- 
pensated for by varying the number of “zeros” produced 
at the end of the word and hence the digital word length. 
This in turn simplifies ground acquisition and synchroni- 
zation of the serially transmitted data bits. 
General description 
An illustrative embodiment of an airborne system in- 
corporating the present invention is shown in block form 
in FIGURE 1. Such a system, for example, has been 
utilized in meteorological satellites of the TIROS and 
NIMBUS series and circuit details and timing charts 
therefor are set forth in NASA Technical Notes TN 
D-2311 and TN D-2315, June 1964 and July 1964, re- 
spectively, National Aeronautics and Space Administra- 
tion, Washington, D.C. The subject matter of these tech- 
nical notes are herein incorporated in the present specifi- 
cation. 
Considering such a system briefly, sampled information 
from a number of channels (five representatively shown) 
is supplied to analog input terminals 12 of analog gating 
network 14. Analog gating network 14 may be com- 
prised of a number of AND gates, each receiving a con- 
trol signal from timing network 16 to enable the analog 
signal applied to respective ones of terminals 12 to be 
sequentially sampled. 
The outputs of analog gating network 14 are coupled 
to the input of analog-to-digital converter 18 to thereby 
digitize the analog information of each sampled chan- 
nel. Thus, the output of analog-to-digital converter 18 
consists of a 7-bit parallel binary word for each sampled 
channel. Encoding, clock and transfer pulses for analog- 
to-digital converter 18 are supplied from timing network 
20. Any suitable analog-to-digital converter or encoder 
may be used, and in circuit detail forms no part of the 
invention. 
The 7-bit parallel binary words produced by analog- 
to-digital converter 18 are fed to frame format gating net- 
work 22. Frame synchronizing circuit 24 supplies a syn- 
chronizing signal (7 binary bits in parallel) to frame 
format gating network 22, and telemetry network 26 
supplies telemetry tracking data to frame format gating 
network 22. Timing pulses are supplied to frame format 
gating network 22 by timing network 28 to produce a 
complete frame comprised of two samples of each chan- 
nel, synchronizing signals, and tracking data. 
The output of frame format gating network 22 is fed 
to a pIurality of tape recorder amplifiers 30, one am- 
plifier for each bit of the 7-bit parallel word provided by 
analog-to-digital converter IS. A further amplifier is pro- 
vided for a tape clock signal, to be subsequently de- 
scribed, supplied on lead 33. Each tape recorder amplifier, 
in turn, is coupled to an appropriate record-playback 
head associated with multitrack digital tape recorder 34. 
Thus, an eight track recorder may be used: one track to 
record each bit of a 7-bit parallel word, and one track 
to record the clock signal to be recorded on the tape. The 
clock signal is recorded 90” out-of-phase with respect to 
the other tracks on the tape. As a result, processed data 
in the form of a 7-bit binary word and a clock signal is 
recorded in parallel laterally across the tape of tape 
recorder 34. 
Tape recorder 34 may be a two-speed recorder which 
carries a quarter-inch tape in a continuous loop cartridge 
across an eight track staggered digital record-playback 
head. In the record mode recorder 34 operates at a slow 
speed such as 0.45 inch per second during an orbit of 
approximately 100 minutes. Upon receiving an inter- 
rogation signal as the satellite passes over a data acquisi- 
tion station the recorder is switched to a playback mode 
and is operated at a high speed (such as 11.7 inches per 
second) for approximately 4.5 minutes. This is a 26 to 
1 speed-up and accordingly data originally recorded at 
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a nominal rate of 200 bits per second is played back 
at a rate of 5200 bits per second. 
When operating in the playback mode, the stored data 
on each track of tape recorder 34 is supplied by the 
5 record-playback head to playback amplifiers 36. As in 
the instance of record amplifiers 30, one playback am- 
plifier 36 is provided for each track on the tape, and a 
plurality of such amplifiers feeds the 7dbit parallel word 
indicative of the recorded digital information provided 
by analog-to-digital converter 18 to parallel-to-serial con- 
verter 40. A further playback amplifier is provided for the 
out-of-phase clock track recorded on the tape of recorder 
34. 
This recorded clock signal is fed to one input of 
1; the synchronizer-doubler network 41, with the output 
of network 411 supplying synchronized load-in pulses to 
paral!el-to-serial converter 40. Shift pulses for parallel- 
to serial converter 40 are supplied by frequency divider 
network 44. Gate 48 is coupled between parallel-to- 
20 serial converter 40 and divider network 44 to inhibit 
shift pulses after a digital word has been serially read 
out. As will be subsequently discussed, both synchro- 
nizer-doubler network 42 and divider network 44 re- 
ceive stable clock pulses (200 kc.) via lead 39. The 
25 output of parallel-to-serial converter 40, consisting of 
serialized digital data, is coupled to transmitter 60 where 
it is transmitted as a serial train of pulses to a remote 
data acquisition station. 
Overall timing of the above described system is pro- 
30 vided by primary clock signals supplied to clock input 
terminals 52a, 52b and 52c. Terminal 52a receives a 
square wave clock signal at a reference phase (100 C.P.S. 
at O”), which signal is doubled by network 37 and 
fed to timing network 28. The output of timing net- 
85 work 28, in turn, is fed to timing networks 16 and 20 
and to frame format gating network 22. This doubled 
clock signal (200 C.P.S. at 0”) corresponds to a data 
sampling rate of 200 bits per second in a non-return- 
to-zero (NRZ) format, and is used to clock a divide- 
40 by-six ring counter in timing network 16. The output 
of this counter, in turn, sequentially passes analog data 
from each channel for input terminals 12 to analog- 
to-digital converter 18, The 200 C.P.S. 0’ clock signal 
is also fed to timing network 20 to provide suitable 
45 transfer, encoding and clocking pulses for analog-to- 
digital converter 18. As a result, the analog input from 
a plurality of channels of sampled data is converted to 
a 7-bit parallel binary word that is held by analog- 
to-digital converter 18 until a transfer pulse is received, 
at which time it is read out for a prescribed period 
(five milliseconds for a 200 bit per second data rate). 
The 200 C.P.S. 0” clock signal also gates frame for- 
mat gating network 22 to apply the 7-bit parallel out- 
puts of analog-to-digital converter 18 to the input of 
55 record amplifiers 30 and thence to tape recorder 34 
in a desired sequence. For a given count, control gates 
in frame format gating network 22 pass digital data 
from either analog-to-digital converter 18 or frame syn- 
chronizing and telemetry tracking networks 24 and 26, 
60 inhibiting the other two from being fed to tape re- 
corder 34. 
In addition to the paralfel digital bits from analog- 
to-digital converter 18 and networks 24 and 26, a clock 
signal is recorded on a further track of tape recorder 
05 34. To this end a 100 C.P.S. 90” square wave, equal 
to alternate binary “1’s” and “0’s” at a 200 bit per 
second data rate, is applied to terminal 52b and thence 
tape recorder 34 via lead 33 and a selected one of rec- 
ord amplifiers 30. Thus this clock signal is recorded 
io 90” out-of-phase with the 7 paraIleI bits recorded on 
the other tracks of tape recorder 34, to be subsequently 
read out and supplied to synchronizer-doubler network 
41 during operation of recorder 34 in the playback mode. 
Also, as will be subsequently described, terminal 52c 
75 receives a stable clock signal (200 kc.) that is sup- 
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plied, via lead 39, to synchronizer-doubler network 41 for negative going inputs. It is to be understood that other 
and divider network 44. This clock signal provides tim- types of logic and other specific gating and flip-flop cir- 
ing for synchronizing parallel load-in and series read- cuitry may be utilized so long as equivalent logic func- 
out parallel-to-serial converter 40, with the transmitted tions are performed. 
bit rate determined by the stability of this clock signal. With particular reference to FIGURE 3, parallel-to- 
serial converter 40 includes flip-flops 42a to 42i, con- 
nected as a shift register. Circuits of this type are known Recorded tape folrnat 
FIGURE 2 is a schematic representation of a coma in the art and need not be considsred in detail. Briefly, 
plete tape frame provided during operation in  the re- 
to be understood that the illustrated format is repre- 10 are respectively connected to the set and reset (S and R) 
data recorded in parallel a re- flop 42a of the shift register chain is fed back to its reset 
corded clock signal 900 out-of-phase therewith may be input, with its set input being returned to a fixed (posi- 
utilized. Accordingly, various parameters ascribed the tive) bias so that it and subsequent stages are conditioned 
binary data recorded on the tape are not to be taken 15 to a desired state (such as binary “0”) after a stored bit 
has been transferred out. as limiting. 
In FIGURE 2, assuming a recorded data rate of 200 Flip-flops 42u-42g each receive a preset pulse, provid- 
bits per second in a non-return-to-zero (T\TRZ) format, ing parallel load-in Of the shift register of the 7-bit word 
each bit lasts 5 milliseconds. Thus, 12 binary words stored by tape recorder 34, from gates 43u-43g. One in- 
may be serially recorded on the tape to provide a 60 20 put of each of gates 43a-43g is coupled to playback 
millisecond frame. It is to be understood that each amplifiers 36 and the other input of each of gates 43a- 
binary word is comprised of 7 parallel bits recorded 4% reCeiVeJ a load-in pulse from synchronizer-doubler 
laterally across the tape, there also being provided a network 41. These load-in Pulses are produced ‘by the 
further parallel track having the out-of-phase clock s:g- edges Of the out-of-phase clock simal recorded on the 
nal recorded thereon. The format for one frame, read- 25 tape recorder, and are synchronized with the clock 
ing from left to right in FIGURE 2, includes: a frame pulses that shift the register to provide parallel load-in 
synchronizing word composed of 7 binary bits recorded Of each digital word before it is serially read out. 
laterally across the tape; five 7-bit parallel words repre- Flip-flops 42h and 42i provide the final stages of the 
senting the sampled output of five information chan- shift register chain, with flip-flop 42h adding a bit for 
nels as provided by analog-to-digital converter 18; word synchronization and with flip-flop 42i providing an 
telemetry timing data, a 7-bit parallel word provided output that is independent of load-in pulses. The preset 
by telemetry tracking network 26; and five addiiional Pulse for flipflop 42h is supplied by gate 43h, which gate 
7-bit words. In addition, a clock track (derived from has one input returned to ground and receives a second 
clock illput terminal 526) is recorded as a 100 C.P.S. 35 input from synchronizerdoubler network 41. This ar- 
square wave, equivalent to alternating ‘‘1’s’’ and “0’s” at rangement assures that the flip-flop 42h is always 
a 200 bit per second data rate, on a further track of switched to the Same state (such as binary ‘‘0”) when a 
the tape. The change of state of these clock pulses is bad-in Pulse is supplied from network 41. This pulse, 
delayed 2.5 millisecollds (half a pu!se width) in rela- the first to be shifted out, provides a word synchroniza- 
tion to the other seven tracks. Although shown on the 40 tion bit preceding each data word serially read out. Since 
bottom track, it is to be understood that clock track load-in pulses are not coherent with the read out clock 
may be provided as any one of the middle tracks on Pulses, Output flip-flop 42i is driven by the output of 
the eight track tape. flip-flop 42h without being preset by a load-in pulse. This 
prevents a binary “0” word synchronization bit narrower 
than the transmitted bit rate from being initially shifted Playback circuitry 
With the foregoing overall general description of an ‘’ out after load-in to insure an unvarying transmission ‘bit 
airborne telemetry system incorporating the present in- rate. 
vention in mind, a detailed description of the playback (such as the Q output) of flip-flop 42i is 
circuitry will now be considered in conjunction with coupled via driver gate 45 to telemetry transmitter 60. 
FIGURE 3. It should be kept in mind that at this Point Bu Gate 45 is similar to the mentioned gates and further 
that in a practical Situation data is recorded Over a long has a ,clamped output. pulse inversion is provided by gate 
period of time (one hundred minutes or more for an 45 SO that in the time interval between serial data words 
orbiting satellite) and read out at a relatively short Pe‘ to the input of the transmitter is maintained in the binary 
riod of time (4.5 minutes or less). Accordingly, tape 
between operation in the record and the playback mode. 6s flip-flop 4% is snpplied to one input of multiple input 
Typically with a record data rate of 200 bits per second, shift control gate 48. This, in conjunction with similarly 
a 26 to speed-up ratio will provide a data readout of connected outputs from gates 42a-4211, provides an indi- 
5200 bits per second, and the clock track square wave cation that parallel word has been stored and is ready 
(originally recorded at c.p.s.) will provide a 2.6 kc. to be serially read out, as will be subsequently discussed. 60 Gate 48 may be comprised of two or more gates of the 
above described type connected in parallel to provide for square wave. 
The logic elements of the circuit of FIGURE 3 may be fan-in limitations. When all such inputs are in the Same 
RCTL (resistor-capacitor-transistor-logic), utilizing gates state (such as binary “0”) the output of gate 48 inhibits 
Of the type and flip-flops Of the RESET-SET the output divider network 44 that generates shift pulses 
configuration. For the purpose of a detailed description of o5 for flip-flop 4za-42i. Accordingly, 
FIGURE 3, and unless otherwise specified, the gates may 
be type SN-512 NOR/NAND Logic networks and the 
5 
cord mode of the system described in FIGURE 1. It is 
sentative only, and that other formats having binary 
‘‘true’’ and ‘‘fake’’ outputs (Q and h) of the flip-flops 
of successive networks. One output (Q) of the first flip- 
a tape and 
One 
recorder 34 is provided with a substantial speed-up ratio ‘I1” state‘ The Other Output (such as the h Output) Of 
&$ting 
a preferred embodiment Of the playback circcitry Of until a subsequent parallel word is loaded into the shift 
register from tape recorder 34. 
Load-in pulses applied to gate 43a-43i are derived 
flip-flop may be type SN-5 lo R-s flip-flop/counter from synchronizer-frequency doubler 41, comprised of 
works, both supplied by Texas Instrumellts Incorporated, 70 flip-flops 4&-4fjd, each flip-flop being of the described 
Dallas, Tex* type. To this end flip-flops 4& and 466 are clocked Out- 
puts (reset and set Or logic outputs (Q of-phase with respect to one another by the 2.6 kc. clock 
and h or “true” and “false’’), a clock input for a single signal derived from tape recorder 34 and applied to their 
phase clock signal, and a present input. The logic gates clock terminal via gates ‘47a-47d, with gate 47b provid- 
provide NOR logic lor positive going inputs and NAND 75 ing phase inversion for flip-flop 466. Gates 47c and 47d 
net- 
each flip-flop has two logic In- 
and s ) ~  
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have a clamped output and function as drivers for flip- a parallel load-in interval, a synchronization bit, a serial 
ops 46a and 06b. The resulting clock signals for flip- word and a series of variable “0’s.” 
flops 46a and 46b are shown by waveforms A and B of Wow and flutter in tape recorder 34 will cause the load- 
FIGURE 4. The outputs (Q and Q )  of the flip-flops 46a in pulses of waveform K to vary in time. Thus for the 
and 46b are respectively connected to the set and reset 5 5200 bit rate representatively shown, the load-in pulses 
(S and R) inputs of flip-flops 46c and 464  and the out- of waveform K are approximately 192 microseconds apart 
puts (Q and Q) of fjipflops 4 6 ~  and 4&d are respectively if WOW and flutter is not present and if a perfect square 
connected back to the set and preset inputs of flip-flops wave is recorded on the clock track of tape recorder 34. 
46a and 4666. In addition, flip-flops 46c and 46d are Tape recorder speed variations will cause load-in pulses 
clocked in-phase with a 200 kc. clock signal derived 10 to Vary +5 microsecoads, and an additional 10 micro- 
from clock terminal 52c and applied to their inputs, as ~ c o n d  variation may be estimated due to recorded 
shown by waveform C of FIGURE 4. Because of the square wave non-symmetry. A maximum time of 145 
non-coherency of the 2.6 kc. and 200 kc. clocking rates, microseconds, representing 9 shift pulses and a control 
flip-flops 46a and 46b are alternately triggered by the delay time, is necessary to completely shift out a com- 
edges of the 2.6 kc. clock track signal and subsequently 1s plete word and a word synchronization bit. Accordingly, 
and immediately reset by flip-flops 4 6 ~  and 46d to pro- a 32 microsecond interval remains, during which inter- 
vide relatively short pulses, varying from approximately val a Series of binary “0’s’’ is transmitted. As a result, 
0.5 to 6.0 microseconds in width. As a result the pulses data may be transmitted at a constant bit rate, with a 
shown by waveforms D-G of FIGURE 4 appears respec- variable word length represented by “0’s” compensating 
tively at the outputs of flip-flops 46a-46d. It is to be noted 20 for tape recorder wow and flutter that are introduced by 
that the output of flip-flop 46a (waveform D) coincides tape  order speed variations. 
with one edge of the 2.6 kc. clock track signal and the Although a specific airborne telemetry system has 
output of flip-Aop 46b (waveform F ) ,  clocked out-of- been described with particularity for the purpose of ex- 
phase with respect to flip-flop 42n, coincides with the plaining the invention, it is not limited to the specific 
opposite edge of the 2.6 kc. clock track signal. One output 25 system and particular circuit arrangement herein dis- 
(the Q output) of each of flip-flops 46a a11d 44b is ap- closed, and modifications and variations thereof should 
plied to a correspondnig input of gate 49, where such be obvious to those skilled in the art. It is therefore to 
outputs are combined (waveform H of FIGURE 4) to be understood that within the scope of the appended 
provide relatively short pulses at a 5.2 kc. rate that are claims the invention may be practiced otherwise than 
synchronized with the leading and trailing edges of the 30 specifically set forth. 
2.6 kc. clock track signal. The output of gate 49 is ap- What is claimed as new and desired to secured by 
plied to flip-flops 42a-42h to provide parallel loadin Letters patent of the United States is: 
flip-flops 4 2 u 4 2 g  and to add a word synchronizing bit 1. In a digital telemetry system, a multi-track storage 
to flip-flop 42h. medium having a pluraiity of input and output channels, 
The clock signal applied to terminal 52c (200 kc.) is 35 means coupled to said input channels to record informa- 
also applied to frequency divider network 44 and the tion bits representative Of successive digital words and a 
output of frequency divider 44 is in turn applied to the clock signal in parallel on said storage medium, a parallel- 
clock input of flip-flops 42a-42h. Network 44 is a divide- to-serial converter coupled with the output channels of 
by-three frequency divider and provides a 66.6 kc. clock said Storage medium, synchronizing circuit means for 
pulse that causes the 7-bit word and the added synchro- 40 sUPPlYinf3 load-in Pulses to said parallel-to-serial converter 
nization bit that have been loaded into the shift register in response to said recorded clock signal to provide load- 
chain to be serially read out. Shifting continues until shift in of said parallel-to-serial converter with said parallel 
control gate 48 indicates that all the bits have been trans- digital Words Won readout of said storage medium, and 
ferred out and at this time shift control gate 45 supplies control means applying clock pulses to said parallel-to- 
an inhibiting signal to frequency divider network 44. 35 serial converter to provide serial readout of each digital 
Shifting then ceases until the next parallel word is loaded word Prior to parallel load-in of a successive digital 
into the shift register. word, said clock pulses occurring at a rate that causes 
The operation of the described system during playback all informalion bits Of each digital word to be serially 
may be best understood in conjunction with the wave- transferred Out of said parallel-to-serial converter prior 
forms of FIGURE 5. The shift register clock pulse (66.6 50 to Parallel load-in thereof with a successive digital word, 
kc.) generated by frequency divider network 44 to pro- with speed variations of said storage medium producing a 
vide serial readout of stored data is shown by wave- variable word length for each digital word serially trans- 
form I, and the output of shift control gate 48, which ferred out Of said Parallel-to-serial converter, the bit rate 
inhibits the output of frequency divider network 44, i s  for each digital word being determined by said clock 
shown by waveform J. The load& pulses for flip-flops 55 Pulses independently of speed variations of said storage 
42u-42h is shown by waveform K and is the same as medium. 
waveform H of FIGURE 4. As mentioned, application 2. In a digital telemetry system, a multi-track tape 
of the pulses of waveform ‘K to gates 43a-43h causes recorder having a plurality of input and output channels, 
parallel load-in of a 7-bit word to flip-flops 42a42g and means coupled to said input channels for recording SUC- 
and of 5t word synchronization bit to flip-flops 42h. This, 60 cessive digital words and a clock signal in parallel trans- 
in turn, causes gate 48 to remove the inhibiting signal versely across the tape of said tape recorder, a parallel- 
from frequency divider network 44. A slight delay is to-serial converter coupled with selected output channels 
provided ( 10-25 microseconds) to prevent concurrent Of said tape recorder, synchronizing circuit means coupled 
load-in and shifting. The output of frequency divider between a further output channel of said tape recorder and 
network 44 is shown by waveform L, and it can be Seen 65 said parallel-to-serial converter, said synchronizing cir- 
that shift pulses continue until all stored bits are shifted cuit means responsive to said recorded clock signal to 
out, at which time gate 48 inhibits the output frequency Supply load-in pulses to said parallel-to-serial converter 
divider network 44. This occurs when all inputs to gate to provide load-in of said parallel-to-serial converter with 
48 are in the same state such as binary “0.” The output said parallel digital words upon playback of said tape 
of flip-flops 4% then remains in the “0” state until the 70 recorder, a source Of clock pulses, and control meacs 
next load-in pulse (waveform K). This state may be for app1Ying said clock pulses to said parallel-to-serial 
considered a series of variable “0’s” as shown by wave- converter to cause the bits of each digital word to be 
form M, representing the output of flip-flop 42h that serially transferred out of said parallel-to-serial converter, 
supplies a serial train of pulses to transmitter 60 via gate said clock pulses occurring at a data rate that transfers 
45. Waveform M includes consecutively and respectively, 75 all bits of each digital word out of said paral!el-to-serial 
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converter prior to load-in thereof with a successive digi- same binary state being variable in length in proportion 
tal word, there being provided a series of further bits nf to tape recorder speed variations. 
a given binary state after each digital word has been trans- 8. A playback system for digital telemetry apparatus 
ferred out of said parallel-to-serial converter and until having a storage medium wherein information bits repre- 
parallel load-in thereof with a successive digital word, said 5 sentative of successive digital words and an out-of-phase 
transferred bit rate being determined by said clock pulses clock signal are recorded in parallel, with said informa- 
independently of speed variations of said tape recorder. tion bits being recorded at a first speed and subsequently 
3. In a digital telemetry system, a multi-track tape re- read out at a second speed substantially greater than said 
corder having a plurality of input and output channels, first speed, said playback system including in combina- 
means coupled with selected input channels of said tape tion, a parallel-to-serial converter coupled to said stor- 
recorder for recording binary information bits representa- age medium, synchronizing circuit means for supplying 
tive of successive digital words on the tape of said re- load-in pulses to said parallel-to-serial converter in 
corder, each digital word being comprised of a plurality response to said out-of-phase clock signal to provide 
of bits recorded in parallel on parallel tracks of the tape load-in of said parallel-to-serial converter with said digital 
of said tape recorder, means coupled with a further in- 15 words upon readout of said storage medium, a source of 
put channel of said tape recorder for recording a square clock pulses for serial readout of said parallel-to-serial 
wave on an additional track of the tape of said tape re- converter, and control means supplying said clock pulses 
corder, said square wave being out-of-phase with respect to said parallel-to-serial converter to provide serial read- 
to said information bits, a parallel-to-serial converter out of the bits of each digital word prior to parallel load- 
coupled with selected output channels of said tape re- 20 in of a successive digital word, with speed variations of 
corder, synchronizing circuit means coupled between a said storage medium producing variations in the spacing 
further output channel of said tape recorder and said of said load-in pulses to thereby provide a variable digital 
parallel-to-serial converter, said synchronizing circuit word length, and with the bit rate of each digital word 
means producing load-in pulses to cause parallel load-in being determined by said clock pulses independently of 
of said parallel-to-serial converter with the information 28 speed variations of said storage medium. 
bits of a digital word in response to said recorded square 9. A playback system for digital telemetry apparatus 
wave, a source of clock pulses, and control means for ap- having a multi-channel tape recorder storage medium 
plying said clock pulses to said parallel-to-serial converter wherein information bits representative of successive 
to cause the bits of each digital word to be serially trans- digital words and an out-of-phase clock signal are 
ferred out of said parallel-to-serial converter prior to 30 recorded in parallel transversely across the tape of said 
load-in of a successive digital word, with the spacing be- recorder, with said information bits being recorded at a 
tween said load-in pulses varying in acocrdance with tape first speed and subsequently played back at a second speed 
recorder speed variations to produce a variable word substantially greater than said first speed, said playback 
length for each digital word serially transferred out of system including in combination, a parallel-to-serial con- 
said parallel-to-serial converter, and with the data bit 33 verter coupled with selected output channels of said tape 
rate for each digital word determined by said clock pulses recorder, synchronizing circuit means coupled between 
independently of tape recorder speed variations. a further output channel of said tape recorder and said 
4. The system as defined in claim 3 and wherein said Parallel-to-serial converter, said synchronizing circuit 
square wave is recorded 90" out-of-phase with said in- means operable to produce pulses in response to said out- 
formation bits and said load-in pulses are produced in 40 of-phase clock signal to provide parallel load-in of said 
coincidence with the leading and trailillg edges of said digital words into said parallel-to-serial converter, a 
square wave to cause load-in of said parallel-to-serial Source of clock Pulses, and control means for applying 
converter at the approximate center of said information said clock pulses to said parallel-to-serial converter to  
bits. cause the bits of each digital word to be serially trans- 
and wherein said 45 ferred out of said paraIle1-to-serial converter subsequent 
para~~e~-to-serial converter includes a shift register to parallel load-in thereof, said clock pulses occurring at 
prised of a plurality of flip-flop networks connected in a data rate that transfers all bits of each digital word out 
cascade, said clock pulses being applied to each flip-flop of said parallel-to-serial converter prior to load-in there- 
network by said control means, a plurality of gating net- of with a successive digital word, said bit rate being 
channels of said tape recorder and an output coupled to a variations of said tape recorder. 
corresponding flip-flop network, and with a second input 10. A playback system for digital telemetry apparatus 
of each of said gating networks coupled to said synchro- having a tape recorder with a plurality of input and out- 
nizing circuit to receive load-in pulses therefrom. put channels wherein information bits representative of 
6. The system as defined in claim 5 and wherein said 55 successive digital words and a square wave are recorded 
parallel-to-serial converter includes a further flip-flop net- in Parallel transversely across the tape of said recorder, 
work connected in cascade the final one of said with said information bits being recorded at a first speed 
plurality of flip-flop networks, a further gating network and subsequently played back at a second speed substan- 
having an output coupled to said further gating network tially greater than said first speed, said playback system 
coupled to a reference potential and a second input of 60 including in combination, a parallel-to-serial converter 
said further gating network coupled to said synchronizing with output of said 
circuit means to receive load-in pulses therefrom, such recorder, synchronizing circuit means coupled between 
that said load+, pulses switch said further flip-flop a further output channel of said tape recorder and said 
network to a given binary State to provide a word syn- parallel-to-serial converter, said synchronizing circuit 
chronization bit for each digital word serially trans- 65 means operable to produce load-in pulses to provide paral- 
ferred out of said shift register by said clock pulses. lel load-in of said parallel-to-serial converter with the 
6 wherein said con- information bits of each digital word in response to said 
trol means includes a multiple input coincidence gating recorded square wave, a Source Of dock pulses, and 
network receiving an input from an output of each of control means for applying said clock pulses to said paral- 
said flip-flop networks and having an output coupled to lel-to-serial converter to cause the information bits of 
said of clock pulses, said mul:iple coincidence said single digital word to be serially transferred out of 
gating network inhibiting application of said clock pulses Parallel-to-serial converter, said clock pulses occurring 
to said flip-flop networks when all said flip-flop networks at a rate such that all information bits Of each digital 
are in the Same binary State and until parallel load-in of word is transferred OUt of said parallel-to-serial CO~Verter 
said shift register with a successive digital word, said 75 prior to load-in of a successive digital word, with the 
The system as defined in claim 
works each having one input coupled to selected output 50 determined by said 'lock pulses Of speed 
7. The system as defined in 
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spacing between said load-in pulses varying in accordance with a first input of said further gating network coupled 
with tape recorder speed variations to produce a variable to a reference potential and with a second input of said 
word length for each digital word serially transferred out further gating network coupled to said synchronizing cir- 
of said parallel-to-serial converter, and with the data cuit means to receive load-in in pulses therefrom, such 
bit rate for each digital word determined by said clock 5 that said load-in pulses switch said further flip-flop net- 
pulses independently of tape recorder speed variations. work to a given binary state to provide a word syncho- 
11. The system as defined in claim PQ and wherein nization bit for each digital word serially transferred out 
said square wave is recorded 90" out-of-phase with said of shift register by said clock pulses. 
information bits and said load-in pulses are produced by 14, The systems as defined in claim 13 and wherein said 
and relative to the leading and trailing edges of said control means includes a multiple input coincidence gat- 
square wave to cause load-in of said parallel-to-serial ing network receiving an input from an output of each 
converter at the approximate center of said information of said flip-flop networks and having an output coupled to 
bits. said source of said clock pulses, said multiple input coin- 
12. The system as defined in claim 11 and wherein said cidence gating network operable to inhibit application of 
parallel-to-serial converter includes a shift register com- 15 said clock pulses to said flip-flop networks when all said 
prised of a plurality of flip-flop networks connected in flip-flop networks are in the same binary state and until 
cascade, said clock pulses being applied to each flip-flop parallel load-in of said shift register with a successive 
network by said control means, a plurality of gating net- digital word, said same binary state being variable in 
works each having one input coupled to selected output length in proportion to tape recorder speed variations. 
channels of said tape recorder and an output coupled to 20 
a corresponding flip-flop network, and with a second input References Cited 
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